


## Offset: Example

An inverting feedback amplifier has a closed-loop gain of  $A_{vcl} = -5V/V$ . The input signal  $V_{IN}$  is  $-1.0$  VDC. The output voltage is  $5.120$  VDC. What's the  $V_{IO}$  for the op-amp?



iv) The input offset voltage  $V_{IO}$  will contribute to an output given by

$$v_o = \left(1 + \frac{R_f}{R_i}\right) V_{IO} = (1+5)V_{IO} = 6 V_{IO}$$

**Solution:**

i) The expected output voltage is  $v_o = \left(-\frac{R_f}{R_i}\right) V_{IN} = -5(-1) = 5.0$  VDC

ii) The actual  $v_o = 5.120$  VDC

iii) The difference between (i) and (ii) is  $5.120 - 5.0 = 0.120$  VDC

iv) The output obtained in (iv) must be  $0.120$  VDC.

Thus,  $6V_{IO} = 0.120$  mV  
 $V_{IO} = 20$  mV




Assume that opAmp is ideal  $A = \infty$   
Then we get  $V_t = V_-$   $I_{in, op-amp} = 0$

$$A_{vcl} = -\frac{R_f}{R_i} = -5 \Rightarrow R_f = 5R_i$$

$$\frac{V_o - V_t}{R_f} + \frac{V_{in} - V_t}{R_i} = 0$$

$$V_{IO} = V_t - 0V = V_t$$



$$KCL = \frac{V_{out} - V_t}{R_f} + \frac{V_{in} - V_t}{R_i} = 0$$

$$\frac{V_{out}}{R_f} + \frac{V_{in}}{R_i} = 0$$

$$\frac{V_{out}}{V_{in}} = -\frac{R_f}{R_i} \quad \text{Open loop gain} \quad A = \frac{V_{out}}{V_{in}}$$

$$V_{out} = A(V_t - V_-)$$

$$\frac{V_o - V_{IO}}{R_f} + \frac{V_{in} - V_{IO}}{R_i} = 0$$

$$V_{IO}(R_f^{-1} + R_i^{-1}) = \frac{V_o}{R_f} + \frac{V_{in}}{R_i}$$

$$V_{IO} = \left(\frac{V_o}{R_f} + \frac{V_{in}}{R_i}\right) (R_f^{-1} + R_i^{-1})^{-1}$$

$$= \left(\frac{5.12}{5R_i} + \frac{-1}{R_i}\right) \left(\left(\frac{1}{5R_i}\right) + \frac{1}{R_i}\right)^{-1}$$

$$= \left(\frac{0.12}{5R_i}\right) \left(\frac{6}{5R_i}\right)^{-1}$$

$$= \left(\frac{0.12}{5R_i}\right) \left(\frac{5R_i}{6}\right) = \frac{0.12}{6} = 0.02 \text{ V}$$

**Supply current**  
$$I_{supply} = \frac{1}{T} \int_0^T i_{C1} dt = \frac{1}{2\pi} \int_0^{2\pi} i_{out} \sin \theta d\theta = \frac{1}{\pi} \hat{i}_{out} = \frac{1}{\pi} \frac{\hat{v}_{out}}{R_L}$$


**Input power**  
$$P_{supply} = \frac{2V_{cc} I_{supply}}{\pi R_L} = \frac{2V_{cc} \hat{v}_{out}}{\pi R_L}$$

**Output power**  
$$P_{load} = \frac{1}{2} \frac{\hat{v}_{out}^2}{R_L} = \frac{1}{2} \frac{v_{out}^2}{R_L}$$


**Efficiency**  
$$\eta = \frac{P_{load}}{P_{supply}} = \frac{\frac{1}{2} \frac{\hat{v}_{out}^2}{R_L}}{\frac{2V_{cc} \hat{v}_{out}}{\pi R_L}} = \frac{\pi \hat{v}_{out}}{4 V_{cc}}$$

1(a). DC Analysis

### Current Mirror



DC half circuit



$$I_D = \frac{I_{SS}}{2} = 150 \mu A$$

$$V_{GS} = V_{TN} + \sqrt{\frac{2I_D}{K_n}} = 1 + \sqrt{\frac{2(1.5 \times 10^{-4})}{4 \times 10^{-4}}} = 1.866 \text{ V}$$

$$V_{DS} = 15 - (75 \text{ k}\Omega) I_D - (-V_{GS}) = 5.62 \text{ V}$$

$$Q V_{DS} = 5.62 > V_{GS} - V_{TN} = 0.866 \text{ V}$$

Hence, the transistors are in Saturation region

(b) AC analysis


$$g_m = \sqrt{2K_n I_D} = \sqrt{2 \times 4 \times 10^{-4} \times 150 \mu} = 0.346 \text{ mS}$$

For the differential amplifier in Fig. 1, assume that the MOS transistors are ideal and Early effect can be ignored (i.e.  $\lambda=0$ ). It is given that the single ended gain in differential mode is  $-5$  (i.e.  $A_{dm,se} = v_{D1}/v_{id} = -5$ ),  $V_{DD} = V_{SS} = 15$  V,  $R_D = 50$  k $\Omega$ ,  $V_{TN} = 1$  V,  $K_n = 100 \mu A/V^2$ .

(a) What is the differential mode gain for differential output ( $A_{dm,diff}$ )? What is the common mode gain for differential outputs ( $A_{cm,diff}$ )? (Note differential output means  $V_{out} = V_{D1} - V_{D2}$ )

(b) What is the magnitude of  $I_{SS}$ ? Draw the DC half circuit and find the Q point of the transistors.

(c) Find the CMRR for single-ended and differential outputs if  $R_{SS} = 150$  k $\Omega$ .



Given  $A_{dm,se} = -5$   
 $\frac{-g_m R_D}{2} = -5 \Rightarrow g_m R_D = 10$

$$R_D = 50 \text{ k}\Omega \quad g_m = 0.2 \text{ mS}$$

$$(i) A_{dm,diff} = 2A_{dm,se} = -10$$

$$A_{cm,diff} = 0$$

$$(ii) g_m = \sqrt{\frac{2K_n I_{SS}}{2}}$$

$$I_{SS} = 400 \mu A$$

DC half  $V_{GS} = V_t + \frac{\sqrt{2I_{SS}}}{2K_n}$

$$= 3 \text{ V}$$

$$V_S = -V_{GS} = -3 \text{ V}$$

$$V_O = V_{DD} - I_D R_D$$

$$= 15 - 5 \text{ V}$$


$$V_{OS} = 8 \text{ V} > V_{GS} - V_t$$

$\rightarrow$  saturation

(iii)  $CMRR_{diff} = \infty$

$$CMRR_{se} = \frac{1 + 2g_m R_{SS}}{2} = 30.5$$

Differential mode analysis:



$$v_{d1} = -g_m \left(\frac{v_{id}}{2}\right) R_D, \quad v_{d2} = -g_m \left(-\frac{v_{id}}{2}\right) R_D$$

$$v_{od} = v_{d1} - v_{d2} = -g_m v_{id} R_D$$

$$A_{dm-diff} = \frac{v_{od}}{v_{id}} = -g_m R_D = -(0.346 \text{ mS})(75 \text{ k}\Omega) = -26$$

$$A_{dm-se1} = \frac{v_{d1}}{v_{id}} = \frac{-26}{2} = -13$$

$$R_{id} = \infty$$


BJT active: Saturation: 1. Assume active.  
 VBE ≈ 0.7 V VBE ≈ 0.7 V 2. Calculate IB, IC, node voltages.  
 IC = βIB VCE ≈ VCE,sat 3. Check VCE > VCE,sat.  
 IE = (β+1)IB IC no longer = βIB 4. If failed, redo using saturation.  
 VCE > VCE,sat

**Forward-active region**  $I_B = I_{SS} (e^{V_{BE}/V_T} - 1)$



BEJ (npn) forward biased  
 BCJ (npn) reversed biased

$V_{BE} \approx 0.7 V$   
 $I_C = \beta I_B = \alpha I_E$

⇒ **Good amplifier**  
 $\alpha = \beta / (\beta + 1)$



NMOS: S is lowest voltage




**Saturation region**

BEJ (npn) forward biased  
 BCJ (npn) forward biased

⇒ **Closed switch**


⇒  $V_{BE} \approx 0.7 V$   
 $V_{BC} = 0.4 - 0.5 V$

⇒  $V_{CE(SAT)} = 0.2 - 0.3 V$



**Terminal voltage gain between gate and drain is:**

$$A_v = \frac{v_d}{v_g} = \frac{-g_m v_{gs} R'_L}{v_{gs}} = -g_m R'_L$$



• This hybrid-pi small-signal model is the intrinsic low-frequency representation of the BJT.

• Small-signal parameters are controlled by the Q-point and are independent of geometry of BJT.

**Cutoff region**

BEJ (npn) reverse biased  
 BCJ (npn) reverse biased

$I_C = 0$

⇒ **Open Switch**

$$v_{ic} = \frac{v_1 + v_2}{2} \quad v_{id} = v_1 - v_2$$

$$CMRR = \left| \frac{A_{dm-se}}{A_{cm-se}} \right| = \frac{g_m R_D}{2 R_{SS}} = g_m R_{SS}$$

Overall voltage gain from source to output voltage  $v_o$  across  $R_L$  is:

$$A_v = \frac{v_o}{v_i} = \frac{v_o}{v_g} \times \frac{v_g}{v_i} = A_{v_s} \times \frac{v_g}{v_i}$$

$$= -g_m R'_L \left( \frac{R_g}{R_i + R_g} \right)$$

Transconductance:

$$g_m = \frac{I_C}{V_T} \approx 40 I_C$$

where  $V_T = \frac{kT}{q} \approx 25 \text{ mV} @ 25^\circ C$


Input resistance:

$$r_\pi = \frac{\beta}{g_m}$$

Output resistance:

$$r_o = \frac{V_A + V_{CE}}{I_C} \approx \frac{V_A}{I_C} \text{ if } V_A \gg V_{CE}$$

**Emitter Follower: Large Signal Analysis**



For  $Q_1$ :  $\begin{cases} v_{in} = v_{be1} + v_{out} \\ v_{be1} = \frac{kT}{q} \ln \frac{I_{c1}}{I_{s1}} \end{cases}$  if  $Q_1$  is active.

Also,  $\begin{cases} I_{c1} = I_Q + \frac{v_{out}}{R_L} \\ I_{c1} = I_Q + I_{out} \end{cases}$  if  $Q_2$  is active.

Hence, 
$$v_{in} = \frac{kT}{q} \ln \left( \frac{I_Q + I_{out}}{I_{s1}} \right) + v_{out}$$

Weak nonlinearity

2. Consider the circuit of a class-A power amplifier in Fig. 2(a) with  $+V_{cc} = 10V, -V_{cc} = 0V$ .

(a) If the DC power drawn from the supply is 200 mW, what is the value of  $I_Q$ ?

(b) If  $R_L = 200 \Omega$ , what is the lowest possible value of  $V_{out}$  in this circuit (which will also determine the largest possible output sinusoid)?

(c) What is a problem with Class A power amplifier that is solved by Class B power amplifier? Explain in details.


(30 marks)

3. Figure 2(b) shows a PMOS based current mirror. The (W/L) of the Mosfets M3 and M4 are as shown in the figure. The parameters of the MOS are  $K_p = 30 \mu A/V^2, |V_{TP}| = 0.5 V$ , and Early effect parameter  $\lambda = 0.05$ . If  $V_{dd} = 8V, I_{REF} = 300 \mu A$ , answer the following questions:

(i) Find the value of Mirror ratio ( $I_{out} / I_{REF}$ ) and  $I_{out}$ .

(ii) What is the % error introduced due to Early effect compared to the ideal case without Early effect?

(30 marks)



(i)  $P_{DC} = I_Q \cdot V_{CC}$   
 $I_Q = 20 \text{ mA}$

(ii)  $V_{out, min} = -I_Q R_L$   
 When  $Q_1$  entirely shuts off because  $V_{in}$  is at a very low voltage  
 $\therefore V_{out, min} = -4$

$$MR = \frac{(W/L)_4 (1 + \lambda |V_{DS4}|)}{(W/L)_3 (1 + \lambda |V_{DS3}|)}$$

$$|V_{DS3}| = |V_{GS}| = |V_{TP}| + \sqrt{\frac{2 I_{REF}}{K_p' (W/L)_3}} = 2.08 V$$


$$MR = 0.64 \quad I_{out} = I_{REF} \times MR = 192 \mu A$$

$$I_{out, ideal} = 150 \mu A \quad (4/8 \times I_{REF})$$

$$\therefore \text{error} = 42 \mu A$$


$$\text{error\%} = \frac{\text{error}}{I_{out, ideal}} = \frac{42}{150} \times 100\% = 28\%$$

**AC analysis: Small signal MOS model**



- Since gate is insulated from channel by gate-oxide, input resistance = ∞.
- Small-signal parameters are controlled by the Q-point.
- MOSFET transconductance is geometry dependent.

Voltage-controlled current source  $g_m v_{be}$  can be transformed into current-controlled current source.



$$v_{be} = i_b r_\pi$$

$$g_m v_{be} = g_m i_b r_\pi = \beta i_b$$

$$i_c = \beta i_b + \frac{v_{ce}}{r_o} \approx \beta i_b$$

Basic relationship  $i_c = \beta i_b$  is useful for both dc and ac analysis when BJT is in forward-active region.

$$P_{av} = \frac{1}{T} \int_0^T \hat{i}_{out} \hat{v}_{out} \sin^2 2\pi f t dt$$

$$= \frac{1}{2\pi} \int_0^{2\pi} \hat{i}_{out} \hat{v}_{out} \sin^2 \theta d\theta$$

$$= \frac{1}{2} \hat{i}_{out} \hat{v}_{out}$$

re clipping,  $I_Q = \hat{i}_{out}$  and  $\hat{v}_{out} = V_{CC} - V_{CE(sat)}$

$$P_{out, max} = \frac{1}{2} I_Q (V_{CC} - V_{CE(sat)}) \approx \frac{1}{2} I_Q V_{CC}$$

$$r = I_{D1} = \frac{K_n'}{2} \left( \frac{W}{L} \right) (V_{GS1} - V_{TN})^2 (1 + \lambda V_{DS1})$$